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Abstract: As sub-IOOnm CMOS 
technologies gather interest, the radiation effects 
performance of these technologies provide a 
significant challenge. In this talk, we shall discuss the 
radiation testing challenges as related to commercial 
memory devices. The focus will be on complex test 
and failure modes emerging in state-of-the-art Flash 
non-volatile memories (NVMs) and synchronous 
dynamic random access memories (SDRAMs), which 
are volatile. Due to their very high bit density, these 
device types are highly desirable for use in the natural 
space environment. 
In this presentation, we shall discuss these 
devices with emphasis on considerations for test and 
qualification methods required. 
Keywords: CMOS; radiation effects; commercial 
memories. 
Introduction 
It is a given that there has been and continues to be 
tremendous changes in both the commercial and radiation- 
hardened foundry technologies and approaches to 
semiconductors [I]. A short list of example technology 
considerations may include: 
Scaling of feature size, 
Thinning of oxides, 
Changes in materials, and, 
Novel gate structures. 
These changes alone aren't the only new considerations 
when one discusses radiation performance and ground- 
based testing. Areas include, but are far ii-om limited to 
device performance (operating speeds, gate density, 
bandwidth, etc.), complex packaging (ex., flip chip ball 
grid array - fcbga), and reduced power supply voltages and 
commensurate reduced noise margins. Finally, one must 
include thoughts on application-specific device 
configurations, embedded software and processing, and the 
overall complexity related to systems on a chip (SOAC) 
such as a state-of-the-art (SOTA) field programmable gate 
array (FPGA). 
In this talk, we shall consider these changes above as they 
pertain to radiation effects testing of modem commercial 
memory devices in the natural space environment. In 
particular, the emphasis will be on heavy ion single event 
effects (SEE) testing with lesser discussion on proton SEE 
and traditional total ionizing dose (TID) test considerations. 
The environments specific to the military radiation 
environment such as prompt dose and neutron are 
considered out-of-scope for this presentation. 
The approach will be to discuss generally the existing test 
methods for space radiation effects testing in the natural 
environment. This will be followed by several examples of 
specific devices highlighting some additional challenges in 
preparing for testing, test performance, and data analysis. 
This should be viewed as a snapshot of issues and not a 
comprehensive detailed analysis. We shall conclude with 
some thoughts on implications to cost and risk reduction 
based on some of these challenges. 
Existing Test Methods (for Natural Space) 
The prime two accredited SEE test methods were 
developed circa mid 1990's by the Joint Electron Device 
Engineering Council (JEDEC) [2] and American Society 
for Testing and Materials (ASTM) [3] communities. Both 
of these documents, in the authors' opinions, are excellent 
bases for practical SEE testing especially for simpler 
devices when one considers test basics. However, as noted, 
technology has changed considerably over the past decade. 
A short list of SEE-related phenomena that have been 
discovered since then include: 
Angular effects in SO1 technologies, 
Role of nuclear reactions fiom heavy ion particle 
interactions, 
Role of charge sharing in multi-node effects, 
Role of single event transients (SETS) and 
commensurate speed-related issues in both analog and 
digital circuits, 
Ion penetration and range issues in power and 
packaged components, 
Approaches to die access, and 
Impact of application and reconfigurable approaches to 
SEE performance. 
In a like manner, the commensurate ASTM [4] and MIL- 
STD-883 Method 1019.7 [5] methods for TID tests provide 
a solid footing for test approaches. However, practical 
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considerations still exist when considering device Drives complexity on tester side for amount of 
complexity (fault coverage in a billion transistor processor, storage, real time processing, and length of test 
for example), exposure dose rates, etc.. . runs and data processing 
Commercial Devices and Selected Related 
Radiation Testing Challenges 
Because of the increasing device complexity that has been 
gained by scaling of technology in terms of gate count, 
application speed, circuit and control complexity, and so 
forth, different device types may face differing issues when 
being characterized for their radiation tolerance. Again, 
issues include circuit complexity, number of cells, 
frequency, modes of operation, data analysis, secondary 
particles, angular effects, and more. Two test examples 
follow illustrating some of these concerns for commercial 
memories. 
Synchronous Dynamic Random Access Memories 
('DRAMS) - A  microcontroller with memory: 
Changes for Radiation Commercial Volatile Memories: A 
Ten Year Perspective 
In the mid-90s, the use of commercial Static Random 
Access Memories (SRAMS) was common-place in space 
craft systems building solid-state recorders (SSRs). 
However as time has progressed, the SRAM has been 
replaced by the Dynamic Random Access Memory 
(DRAM) and then by SDRAM. Table 1 illustrates some of 
the salient device differences between the older SRAMs 
and the newer SDRAMS. 
Feature 
Speed 
Feature size 
Memory size 
Bus speed 
Package 
Power supply 
voltage 
Other 
Difficult to test at high-speeds reliably 
SRAM 
Need low-noise and high-speed test fixture 
SDRAM 
Table 1: 90's SRAM versus recent SDRAM 
comparison 
Some of the considerations for SEE testing include, but are 
far fiom limited to: 
Size of memory 
1 um 
4 Mb 
< 50 MHz 
Ceramic DIP or 
LCC 
3.3 or 5V 
Classic bit flips (memory cell) extended to include 
transient propagation (used to be too slow a 
device to respond) 
90 nm 
1 Gb 
> 500 GHz 
TSOP or FBGA 
1.8 V (with 
possible internal 
regulation down 
to 1.2V) 
Built-in 
microcontroller- 
like h c t i o n s  
(>60 modes of 
operation) 
Thermal and mechanical issues (testing in 
aidvacuum) 
Packaging 
Modern devices present problems for reliable test 
board futture, die access (heavy ion tests) 
requiring expensive facility usage or device 
repackaginglthinning 
Difficulty in high-temp testing (worst-case) 
Hidden registers and modes 
Functional interrupts driving "anomalous data" 
Not just errors to memory cells! 
Microcontroller 
Challenge: Preparing a device for SEE testing: 
Commercial SDRAMs typically are packaged in either thin 
small outline package (TSOP) or plastic BGA package. 
From the SEE test perspective, neither are ideal. The true 
- - 
challenge is ensuring that accelerated energetic particle has 
sufficient penetration range to impinge on the sensitive 
silicon volume. The majority of accessible SEE heavy ion 
test facilities require much, if not all, of the packaging 
material (on the side in which the ion impinges) needs to be 
removed. This is non-trivial. Note that the space 
environment energies for the heavy ions do not have this 
restricted penetration issue. 
Take TSOPs in particular. Often there is a metal lead frame 
on top side of the package. One can remove the plastic 
(acid etch, mechanical grinding, etc.. .) but there is usually 
a lead kame that impedes the irradiation from the incident 
direction. Removal of the lead frame has a very low 
success rate due to stress on the die. The lead frame does 
not block the entire die, so a partial test can occur with 
estimated number of memory cells being irradiated. To the 
frst  order, post-processing of the gathered data via a 
statistical analysis can provide an approximate percentage 
of die tested. However, certain critical circuits may well be 
shielded and the test data may miss failure modes that are 
hidden. 
Plastic FCBGA devices have their own challenges. The 
SOTA die utilize 90nm feature size and below. The die and 
the entire package are thin mechanically (but not from the 
ion penetration perspective). In order to shore up the 
mechanical strength prior to de-encapsulation, mounting 
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the devices on a printed wiring board (PWB) prior to de- 
processing is often performed. However, even so, a low 
yield is expected after de-processing is complete. The two 
pictures in Figure1 show two such die failures. The frst  
picture illustrates a cracked die while the second shows a 
"potato chip" like result. Clearly, this presents a challenge 
to test organizations. 
Figure 1. De-processing failure examples of FBGA 
SDRAM courtesy of Radiation Assured Devices 
Die repackaging is also a consideration. However, three 
key thoughts should be considered. First is the low success 
ratio for removing die from packages. This drives a fairly 
large sample size be used in order to potentially get a 
handhl of samples for test. The second item is pragmatic: 
is the vendor willing to sell die (in small commercial 
volumes) to someone considering their use for space? Not 
only is there the business consideration for the 
manufacturer (very small volume request from what is 
typically a high .volume product with constraints such as 
singe lot, etc.), but also the fear (real or perceived) of 
International Traffic in Arms (ITAR) restrictions related to 
space products. 
Challenge: At-speed testing: 
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(DDR) takes an input frequency and doubles it internally. 
The slowest of the commercial SOTA SDRAMs will 
utilize a 100-133 MHz input fiequency and double it to 
operate at 200-266 MHz. The current high-end SDRAMs 
have doubled (or quadrupled) frequencies up to 800 MHz 
or more. They also have minimum operating frequencies as 
well as discrete operating points much stricter than the 
"old-school" devices. This high-speed drives several 
factors when performing SEE testing. These include: 
Short and balanced traces between the SDRAM (i.e., 
device under test - DUT) and the test set (note: many 
testers are currently using FPGA-based motherboards 
with DUTs on a daughtercard), 
High-speed (>I00 MHz to 500 MHz) interface 
operation between DUT and test set, 
Sufficient data storage to buffer SEE data real-time to 
allow discrimination between single bit, multiple bit, 
functional interrupts, single event latchup (SEL), and 
any other potential event, 
Real-time event determination (i.e., SEL versus 
functional interrupt) and recovery (for example, power 
cycle versus refresh of data versus device reset pulse), 
and, 
Flexibility on test data patterns, control set up, power 
supply voltages, SEL trip current levels, and so forth. 
Given the constraints that testing may occur in a vacuum, 
local data collection in the vacuum chamber, related 
thermal control and cabling issues, and remote operation 
and monitoring concerns must be addressed. 
Challenge: Completeness of "generic" datasets and test 
planning: 
A sample 1 Gb SDRAM has on the order of 68 modes of 
operation. If one were to test each of these modes (and yes, 
there are documented cases of mode dependence on results 
since the 1980's) with as a minimum several data patterns 
(looking at synergistic pattern effects, bum-in effects, state 
change effects, etc.. .), clock rates (speed issues), power 
supply voltage (nominal and worst case), as well as 
considering temperature (nominal and worst case), one 
could easily spend an extreme amount of time at an 
accelerator doing nothing more than performing tests and 
collecting data. At an average hourly facility rate of 
$750/hr and adding in labor, travel, and data analysis 
(HOW many GB of data collected???), the cost would well 
exceed $>>M for a single device type just for data 
collection and analysis! Clearly this is not feasible (nor 
truly desirable). In detail, a test matrix for full testing 
might look like Table 2. 
State-of-the-art (SOTA) SDRAMs use internal fiequency 
multiplication to take an external clock and operate 
internally at a higher speed. For example, dual data rate 
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Sample Single Event Effect Test Matrix 
full generic testing 
Amount Item 
3 Number of Samples 
68 Modes of Operation 
4 Test Patterns 
Frequencies of Operation 
Power Supply Voltages 
3 Hours per Ion per Test Matrix Point 
Table 2: Full SEE Test Matrix 
When one does the math, this ends up being - 7.5 years at 
the accelerator non-stop! And for those paying attention, 
this matrix did not include temperature as a variable (up to 
a factor two additional time requirement). 
This leaves several clear thoughts to consider. These 
include: 
Be wary or archival data and it's applicability to a 
specific device usage, 
Application-specific "qualification" tests should 
be considered, and 
A downscaling of test matrix to provide 
representative or "worst-case" results. This may 
not always be feasible. 
Even with a down-scaled test plan, test costs and schedules 
have increased commensurate by a factor of three or more 
over the past decade. Appendix A illustrates a 
representative comparative spreadsheet for SEE test 
costing. Please note that these are relative and optimistic 
numbers with many assumptions. 
Challenge: The statistical nature of SEE tests: 
The accepted generic SEE test methods such as JEDEC 
require fluence levels per test run of 1E7 ions/cm2. When 
these methods were being developed, commercial devices 
maxed out at around 256kb per die. With 1E7 ions hitting 
around 2.5E5 cells, an overtest of -a factor of 40 occurs. 
Current state-of-the-art SDRAMs contain -1E9 cells. Die 
size, while increased, is still less than 1 cm2. Hence, 
approximately 1 % of the cells will be struck directly during 
a heavy ion exposure to 1E7. Thus, the converse occurs if 
testing by standard, an undertest of device cells by a factor 
of loo! This provides a less than conservative approach to 
radiation assurance. Figure 2 illustrates SOTA memory die 
from ten years ago and today. 
32k x 8 SRAM circa early 
1990's 
Feature size is 0.8 to 1.25 pm 
2006 
Feature size is 90nm 
Figure 2. SOTA memory die from ten years ago and today 
Challenge: Test set development: 
In the "old days", test futtures were a DIP socket on a 
wirewrap board. With high-speed devices (333 MHx 
external clock), and low I10 voltages (1.8V or less), 
devices must be interrogated locally. 
Using the power of reprogrammable FPGAs is one way to 
accomplish this. Reprogramming I 0  signals by changing 
design via VHDL or such can aid in debugging and allows 
flexibility 
Boards themselves must take into account signal integrity, 
signal skew and timing, impedance matching, embedding 
passives, multi-layer power and ground, power distribution, 
SEL protection, and more. 
Considerations for angular tests, high temp, cooling, etc. 
complicate further. Figure 3 shows one such FPGA 
approach as developed by NASA. 
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FPGA-based motherboard 
SDRAM mounted on a daughtercard 
Figure 3. Sample SDRAM Test Set 
Challenge: Real-time data gathering and data anlysis: 
With the SEE world much more complex than a simple 
single bit errors, test sets need to be able to capture 
appropriate information for the plethora of possible SEE 
error conditions that can occur. A sampling of related test 
performance concerns beyond the usual error-counting and 
current monitoring might include: 
- Multi-bit upsets (MBUs) and the need to 
determine physical events £i-om a single particle 
driving time-tag resolution and bitmap 
knowledge, and, 
- Single event function interrupts (SEFI) and how 
they manifest themselves and means of recovering 
£tom them (and related implication on test 
statistics such as beam fluence). 
The key is to understand enough of the data that is being 
gathered real-time at the test site to make intelligent 
decisions for the next test run(s). A representative SEE test 
run and data capture is shown in Figure 4. 
The majority of the data analysis takes place either when 
the beam is not on the device or after the testing is 
"completed" (and the hope that a return to test that part is 
not needed). Automated data processing is desired, 
however the data complexity may require manual 
intervention when an unusual event signature is noted. A 
list of SEE-related modes for analysis might include: 
Single bit errors 
Multi-bit errors 
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Physical vs. logical 
Timetag requirement for verifying single particle 
strike 
Block errors 
Columns, rows, banks, 
SEFIs 
Signature and recovery modes. We refer you to 
the excellent example cited by Benedetto, et a1 in 
Figure 5 .  [6] 
Hard errors 
SEL 
Other (and this may end up falling into one of the other 
categories when understood). 
Figure 4. Sample SDRAM SEE Test Run 
Figure 5. SDRAM SEFI Modes, after Benedetto, et al 
FLASH Memories - Brief considerations for TID testing: 
TID testing on any device (especially commercial 
memories) has, of course, some additional concerns that 
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need to be taken into account for. A random list might effort and the time it takes to get an answer (good or bad - 
include: remember not all devices will necessarily meet mission 
Bias boards, cabling, parametric measurements, requirements). It has been estimated that a moderately 
etc, BUT, complex new device type takes on the order of $1.5 - 3M 
to perform a full suite of qualification (radiation and 
o Higher speed, low voltage 110 devices reliability) tests. This does not include the most complex 
can be problematic SOACs that can easily double or triple this number. 
o Sockets for BGAs can be "troublesome" If performance (speed, power, density, etc.. .) requirements 
o Repeatability can be a problem with drive this usage such that radiation-hardened options are 
high-speed connectors not feasible (or mission can't perform its prime goals 
without), programs will need to invest in test efforts More complex data patterns needed to test to fmd focusing its resources for the most risk reducing tests 
weak cells or other (andlor possibly risk acceptance). This is t food for thought 
Complete test matrix for generic test would force for this paper: the trade space between full test 
time constraints much longer than allowed by conservatism and risk or risk acceptance. From the NASA 
1019.7 for time between exposures, and, perspective, each program will likely view this in a 
Again, application-specific issues. differing manner on what is or isn't a reasonable risk to 
assume. 
Traditionally commercial FLASH memories have had low 
TID failure levels mostly due to charge pump or other One can use some of the lessons learned presented in their 
peripheral circuitry more so than the actual storage cells. test planning, but, nothing is static: evolving technologies 
With deep sub-micron CMOS regularly exceeding 100 require continuous vigilance in test approaches. With 
krads-Si in tolerance, investigation into more complex coming generations of devices increasing in complexity, 
structures that may fail at much lower TID levels is looking beyond an existing test standard may be required 
required. Numerous groups have investigated FLASH TID for adequately determining risk. 
failures in the past and have utilized them for space often 
limiting what mode the device would operate in. For References 
example, if the write mode failed at low TID level and the 1. Kenneth A. LaBel and Lewis M. Cohn, "Radiation 
read at a higher, the device might be used as a Testing and Evaluation Issues for Modem Integrated 
programmable read-only memory (PROM). The Circuits," RADECS Short Course Notes, Sep 2005. 
complexity of the modem FLASH accentuates the need for 2. JC-13.4 Subcommittee "JESD 57, Test Procedure For 
application-specific testing. The Management Of Single-Event Effects In 
In the example shown in Figure 6, this type of mode Semiconductor Devices Froni Heavy Ion Irradiation," 
dependence showed a clear demarcation of failure levels. Dec 1996, http://www.jedec.orgiCatalog/display.cfm 
[71 3. ASTM, F 1 192-OO(2006) "Standard Guide for the 
Micron 2Gb NAND Flash - Nurnberof Bad Bits 
90 nrn CMOS 
Measurement of Single Event Phenomena (SEP) 
Induced by Heavy Ion Irradiation of Semiconductor 
Devices," http://www.astm.org 
4. ASTM, F 1892-06 "Standard Guide for Ionizing 
Radiation (Total DOSE) Effects Testing of 
Semiconductor Devices," http:/lwww.astm.org 
5 .  Department of Defense "Test Method Standard 
Microcircuits," MIL-STD-883 Test Method 10 19.7 
Ionizing radiation (total dose) test procedure, 
September 30,2006, 
http:/lwww.dscc.dla.miiiDownloads/MilSpec/Docs/M1 
L-STD-883istd883.pdf 
' 0  ' I D  in krad-Si02 6. Benedetto, et al, IEEE TNS Dec 06 
7. Oldham, et a1 IEEE TNS Dec 06 
Figure 6. Modern TID Mode Dependence, after 
Oldham, et al 
Discussion 
The bottom line challenge to most programs that want to 
use complex devices is cost and schedule: cost of the test 
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Appendix A: Representative SEE Cost Breakdown 
And Drives Cost and Schedule! 
2006 SEE Test of 
SDRAM 
Man- 
weeks or Man-wesks 
nits Cost in S Total Note 
Heavy ton at TAMU 
udes eng, rad, other to 
Includes eng, rad, other to 
define what needs to go into 
does not work, mor 
ded: zSlOOK delta 
Unclassified 
Unclassified 
Outline of Presentation 
Introduction - a Changing Memory and Test 
Example: Single Event Effect (SEE) Testing of 
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2008 SEE Test of 
SDRAM 
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Sample Device 
1 Gb of active cells 
8 banks of memory 
Dual Data Rate 2 (DDRZ) 
Preparing the Device - Constraints 
Due to constraints of 
terrestrial-based heavy ion 
irradiation facilities, 
devices must be prepared 
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Preparing the SDRAM 
SDRAMs use thin small outline 
package (TSOP) or plastic FBGA. 
Two options ex~st for device 
- Deprocess (acid etch, grind, etc), 
- Repackage. 
TSOPs can be problematic 
- Plastic can be removed, but metal 
lead frame stdl shadows d ~ e  
SDRAM Test Set Preparation 
In the "old days", test fixtures 
were a DIP socket on a 
wirewrap board FPGA-based motherboard 
With high-speed devices (333 
MHz external clock), and low 
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SDRAMs and Statistical Data Gathering 
Current SEE Test Standards were based on large feature 
sizes and relatively few cells 
- 1 E5 bits versus the 1 E9 bits of today. 
Existing test methods typically use 1E7 ionslcm2 as test 
run particle fluencesor alternately to 100 or so events. 
- With the old devices, probabilities favored that every cell was 
Analyzing SDRAM SEE Data 
event signatures) 
- Single bit errors 
- Multi-bit errors 
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Challenges Go Beyond SEE 
While many of the concerns 
for SEE apply to total ionizing 
dose (TID), there are other 
considerations 
- Bias boards, cabling, 
ic measurements, 
2006 Commercial Flash TI0 Evaluation 
Failures noted in dynamic Micron Z G ~  NAND Flash - Number of Bad Bits 
mode at cc cumulative 
dose levels than static 
* All devices failed at c I00 
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